Zeng, Zhou, Cai (2002) An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction

Original label: Zeng, Zhou, Cai (2002) An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction